Cart (Loading....) | Create Account
Close category search window

Challenges of DRAM and flash scaling - potentials in advanced emerging memory devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
1 Author(s)
Tran, L.C. ; Micron Technol. Inc., Boise, ID, USA

Dynamic random access memory (DRAM) and Flash nonvolatile memory (NVM) continue lo be scaled down to sub-90nm dimensions, a trend expected to extend through the next few generations. Difficulties, however, arise in both device and process technology for sub-65nm geometries in both types of memory. This paper analyzes these challenges and presents emerging device candidates with their potentials for high volume realization and opportunities for research and development in this area.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:1 )

Date of Conference:

18-21 Oct. 2004

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.