By Topic

Annealing process influence and dopant-silicide interaction in self-aligned NiSi technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Guo-Ping Ru ; Dept. of Microelectron., Fudan Univ., Shanghai, China ; Yu-Long Jiang ; Xin-Ping Qu ; Li, Bing‐Zong

This paper reports the annealing process influence on interfacial electrical properties, dopant effects on silicide formation, and dopant redistribution during silicidation in self-aligned NiSi technology. The reverse leakage current results of NiSi/n-Si Schottky diodes show that two-step rapid thermal process (RTP) significantly improves the NiSi/Si area-contact characteristics in comparison with one-step RTP, and low temperature in RTPI is beneficial to the final Ni-silicide/Si contact properties. Both structural and electrical characterization shows substantially different Ni-silicidation behaviors on heavily-doped n and p Si substrates at low temperature (300°C). The larger grain size of Ni2Si formed on heavily As-doped Si is responsible for the lower resistivity, comparing with Ni:Si formed on heavily B-doped Si. Ni/Si reaction on highly doped Si substrates also results in significant dopant segregation at the silicide/Si interface and pile up in void-layer formed just underneath the silicide surface.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:1 )

Date of Conference:

18-21 Oct. 2004