By Topic

Device physics and integrated device and circuit simulation of carrier field effect transistor with effective channel length of 5-30 nm and its integrated circuits in system-on-a-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Huang, C. ; China Aerosp. Corp., Beijing, China ; Yang, Y.H. ; Huang, D.H.

We have developed complementary dual carrier field effect transistor (CDCFET) and CDCFET SOC in 1999. The two-dimensional structure of a DCFET is as shown. Eight papers were published in three international conferences to report the progress of our development work concerning CDCFET SOC. In this paper, we present the device physics and integrated device and circuit simulation of DCFET including low noise amplifier (LNA), power amplifier and switching circuits. Based on these theoretical studies, we have designed SOI Si DCFET circuits and DCFET devices with effective channel length of 5-30 nm as well as SiGe power amplifier DCFET. These designed SOI Si and SiGe DCFET have been fabricated using lithographic equipment for IC linewidth greater than 65nm.

Published in:

Solid-State and Integrated Circuits Technology, 2004. Proceedings. 7th International Conference on  (Volume:1 )

Date of Conference:

18-21 Oct. 2004