We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Accelerating equalization algorithms using the Xtensa configurable processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tanguay, B. ; Microelectron. Res. Group, Ecole Polytech. de Montreal, Que., Canada ; Savaria, Y. ; Sawan, M.

This paper deals with the design and implementation of two equalizers for telecommunications applications. The required performance cannot be achieved using general-purpose embedded processors. On the other hand, application specific instruction-set processors (ASIP) allow accelerating sections of code, which helps reaching the required performance. This paper considers two equalizers: a linear transversal equalizer (LTE) and a decision feedback equalizer (DFE). Means of accelerating the LTE and DFE algorithms are considered. It is demonstrated, using Tensilica technology, that it is possible to improve performance of these cores by a factor of 17 for the LTE and 22 for the DFE. These improvements result from addition of specialized instructions that parallelize repetitive operations.

Published in:

Microelectronics, 2004. ICM 2004 Proceedings. The 16th International Conference on

Date of Conference:

6-8 Dec. 2004