By Topic

Glitch elimination by gate freezing, gate sizing and buffer insertion for low power optimization circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hyungwoo Lee ; Comput. Sci. Dept., Sogang Univ., Seoul, South Korea ; Hakgun Shin ; Juho Kim

One of the major factors contributing to the power dissipation in CMOS digital circuits is the switching activity. Many of such switching activities include spurious pulses, called glitches. In this paper, we propose a new method of glitch reduction by gate freezing, gate sizing, and buffer insertion. The proposed method unifies gate freezing, gate sizing, and buffer insertion into a single optimization process to maximize the glitch reduction. The effectiveness of our method is verified experimentally using LGSynth91 benchmark circuits with a 0.5um standard cell library. Our optimization method reduces glitches by 65.64% and the power by 31.03% on average.

Published in:

Industrial Electronics Society, 2004. IECON 2004. 30th Annual Conference of IEEE  (Volume:3 )

Date of Conference:

2-6 Nov. 2004