By Topic

Delta-I noise suppression techniques in printed circuit boards for clock frequencies over 50 MHz

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Erdin, I. ; Nortel Networks, Ottawa, Ont., Canada

Delta-I noise suppression techniques were experimentally investigated on a 16-layer functional board up to 12 GHz. The effect of embedded and high-frequency discrete decoupling capacitors was analyzed both in the frequency and time domains. While noise suppression capabilities of high-frequency discrete decoupling capacitors are restricted to about 250 MHz and below, the embedded capacitance layers are observed to be effective all over the high-frequency range. Instead of using the conventional discrete Fourier transform (DFT), the time domain response is obtained more efficiently by exploiting the periodicity of the delta-I noise. Time domain analysis indicates, when used with embedded capacitance layers, the additional benefit of high-frequency discrete decoupling capacitors are negligible to systems running at very high clock frequencies.

Published in:

Electromagnetic Compatibility, 2003. EMC '03. 2003 IEEE International Symposium on  (Volume:2 )

Date of Conference:

11-16 May 2003