By Topic

Analog neural programmable optimizers in CMOS VLSI technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dominguez-Castro, R. ; Dept. of Design of Analog Circuits, Seville Univ., Spain ; Rodriguez-Vazquez, A. ; Huertas, J.L. ; Sanchez-Sinencio, E.

Introduces a parallel switched-capacitor (SC) neural optimizer architecture and discusses area limitations due to the incorporation of programmability issues. Due to these limitations this architecture is only suitable for low dimension problems. A serial time-multiplexed architecture which allows digital control on the weight values with reasonable area figures is presented. A 3- mu m CMOS SC prototype demonstrating the concept of SC analog neural optimizers via an integrated circuit is discussed.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:27 ,  Issue: 7 )