On-chip test circuitry for a 2-ns cycle, 512-kb CMOS ECL SRAM | IEEE Journals & Magazine | IEEE Xplore