By Topic

Mapping the MPEG-4 visual texture decoder: a system-level design technique based on heterogeneous platforms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zhe Ma ; Interuniv. Microelectron. Center, Leuven, Belgium ; Chun Wong ; Peng Yang ; Vounckx, J.
more authors

This article presents automated techniques supporting the design-time scheduling phase of a unique approach for managing concurrent tasks of dynamic real-time applications mapped on a heterogeneous platform with different types of software and hardware components. This approach is based on design-time exploration, which results in a set of schedules and assignments for each task, represented by Pareto curves. At run-time, a low complexity scheduler selects an optimal combination of working points, exploiting the dynamic and nondeterministic behavior of the system. The combined approach leads to significant overall power savings compared to state-of-the-art dynamic voltage scaling techniques. The design-time generated Pareto curves can also be used by the application designer to effectively make quantitative tradeoffs between system cost and performance.

Published in:

Signal Processing Magazine, IEEE  (Volume:22 ,  Issue: 3 )