By Topic

Delay and DOA estimation for chip-asynchronous DS-CDMA systems using reduced rank space-time processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chiao-Yao Chuang ; Dept. of Electr. Eng., Univ. of Southern California, Los Angeles, CA, USA ; Xiaoli Yu ; Kuo, C.-C.J.

A reduced-rank space-time processing algorithm is proposed in this work to estimate the time-delay and the direction-of-arrival (DOA) in short-code chip-asynchronous DS-CDMA systems. Most algorithms proposed before demand the inversion of the received signal correlation matrix, which has a high computational cost. Here, we attempt to reduce the complexity by decomposing the correlation matrix inversion step into the cascade of multiple stages, where each stage outputs a scalar value that is obtained without an explicit matrix inversion operation. Furthermore, it is proved that the interference signals can be suppressed effectively using a small number of stages, and the performance is not much improved by applying more stages. Computer simulations are conducted to compare the performance of the reduced rank and the full rank approaches.

Published in:

Wireless Communications and Networking Conference, 2005 IEEE  (Volume:1 )

Date of Conference:

13-17 March 2005