By Topic

A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Tomita, Y. ; Dept. of Electron. & Electr. Eng., Keio Univ., Kanagawa, Japan ; Kibune, M. ; Ogawa, J. ; Walker, W.W.
more authors

A 10-Gb/s receiver is presented that consists of an equalizer, an intersymbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The equalizer uses the Cherry-Hooper topology to achieve high-bandwidth with small area and low power consumption, without using on-chip inductors. The ISI monitor measures the channel response including the wire and the equalizer on the fly by calculating the correlation between the error in the input signal and the past decision data. A switched capacitor correlator enables a compact and low power implementation of the ISI monitor. The receiver test chip was fabricated by using a standard 0.11-μm CMOS technology. The receiver active area is 0.8 mm2 and it consumes 133 mW with a 1.2-V power supply. The equalizer compensates for high-frequency losses ranging from 0 dB to 20 dB with a bit error rate of less than 10-12. The areas and power consumptions are 47 μm × 85 μm and 13.2 mW for the equalizer, and 145 μm × 80 μm and 10 mW for the ISI monitor.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 4 )