Cart (Loading....) | Create Account
Close category search window

A 16-Mb MRAM featuring bootstrapped write drivers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

20 Author(s)
Gogl, D. ; IBM/Infineon MRAM Dev. Alliance, Hopewell Junction, NY, USA ; Arndt, C. ; Barwin, J.C. ; Bette, A.
more authors

A 16-Mb magnetic random access memory (MRAM) is demonstrated in 0.18-μm three-Cu-level CMOS with a three-level MRAM process adder. The chip, the highest density MRAM reported to date, utilizes a 1.42μm2 1-transistor 1-magnetic tunnel junction (1T1MTJ) cell, measures 79 mm2 and features a ×16 asynchronous SRAM-like interface. The paper describes the cell, architecture, and circuit techniques unique to multi-Mb MRAM design, including a novel bootstrapped write driver circuit. Hardware results are presented.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:40 ,  Issue: 4 )

Date of Publication:

April 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.