By Topic

Implementation of a self-timed asynchronous parallel FIR filter using CSCD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Lampinen, H. ; Tampere University of Technology, Institute of Digital and Computer Systems, P.O. Box 553, FIN-33101 Tampere, Finland ; Perala, P. ; Vainio, O.

This work presents various implementation issues of the self-timed asynchronous parallel finite impulse response (F1R) filter. The main objective was to design all the necessary operational blocks using VHDL and commercial electronic design automation (EDA) tools in order to prove that asynchronous current-sensing completion detection (CSCD) circuits can be designed with traditional EDA tools targeted originally for synchronous designs. In order to make the design steps more effective, some improvements for the EDA software have also been proposed including the graphical control block design in a single design window and the design space exploration method for logic synthesis.

Published in:

Norchip Conference, 2004. Proceedings

Date of Conference:

8-9 Nov. 2004