Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

High performance CMOS converter design in TSMC 0.18-μm process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Islam, N. ; Dept. of Electr. & Comput. Eng., Tennessee Univ., Knoxville, TN, USA ; Islam, S.K. ; Huq, H.F.

This paper demonstrates the low voltage operation of a double balanced Gilbert mixer fabricated in 0.18-μm standard/bulk CMOS process. A tuned load was used to ensure the rail-to-rail swing and a source degeneration resistor was used to improve the linearity. As an upconverter, the mixer demonstrates 1.65 dB of conversion gain at an RF frequency of 1.9 GHz with an applied local oscillator power of -1.2 dBm. The noise figure of the designed mixer is 17.2 dB, and the third-order input-referred intercept point (IIP3) is 20.45 dBm.

Published in:

SoutheastCon, 2005. Proceedings. IEEE

Date of Conference:

8-10 April 2005