By Topic

A compiler method for memory-conscious mapping of applications on coarse-grained reconfigurable architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
G. Dimitroulakos ; Dept. of Electr. & Comput. Eng., Patras Univ., Greece ; M. D. Galanis ; C. E. Goutis

This paper presents a compiler methodology for memory-aware mapping on 2-Dimensional coarse-grained reconfigurable architectures that aims in improving the mapped applications' performance. By exploiting data reuse opportunities, the methodology tries to overcome the data memory bandwidth bottleneck, which negatively influences the applications' performance. This is achieved by using foreground memory in the architecture and by properly placing operations in the processing elements. The methodology considers a realistic 2-Dimensional coarse-grained reconfigurable architecture template, which can model the majority of the existing coarse-grained architectures. The experimental results show that the execution time and memory accesses are reduced.

Published in:

19th IEEE International Parallel and Distributed Processing Symposium

Date of Conference:

4-8 April 2005