By Topic

Accelerating SVD on reconfigurable hardware for image denoising

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

This paper presents the implementation on FPGA of a block SVD method for image denoising. This method exploits the fact that only the smallest singular values are affected by the noise and therefore can be discarded, leading to an efficient nonlinear image filtering. An efficient architecture for singular value decomposition, (SVD) based on the Brent, Luk, Van loan (BLV) systolic array, has been proposed. The architecture is three times more efficient and three times faster than the existing BLV structure. An optimised implementation has been efficiently carried out on the PP-RC1000 board using a high level language "Handel-C" for hardware design.

Published in:

Image Processing, 2004. ICIP '04. 2004 International Conference on  (Volume:1 )

Date of Conference:

24-27 Oct. 2004