By Topic

Design and implementation of a SHARC digital signal processor core in Verilog HDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
N. Mozaffar ; Dept. of Hardware, Streaming Networks Pvt. Ltd., Islamabad, Pakistan ; N. Z. Azeemi

This work describes the design and implementation of an 8-bit fixed point digital signal processor core in Verilog HDL. The architecture exploits the principles of pipelining and parallelism in order to obtain high speed and throughput. The modules of the design fit on a Xilinx XC4010XL FPGA with 130 K gates running at a clock frequency of 32.31 MHz. The proposed architecture follows the Analog Devices SHARC® (super Harvard architecture) DSP standard. This DSP architecture balances a high performance processor core with high performance buses, program memory (PM) and data memory (DM). In the core, every instruction can execute in a single cycle. The buses and instruction cache provide rapid, unimpeded dataflow to the core to maintain the execution rate.

Published in:

Multi Topic Conference, 2003. INMIC 2003. 7th International

Date of Conference:

8-9 Dec. 2003