Design and implementation of a SHARC digital signal processor core in Verilog HDL | IEEE Conference Publication | IEEE Xplore