By Topic

A method of speculative dual-path execution for VLIW processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shimajiri, H. ; Dept. of Inf. Eng., Ryukyus Univ., Okinawa, Japan ; Yoshida, T.

VLIW processors are widely implemented in embedded computer systems that require low power consumption and small area. However, there is a major problem that VLIW processors execute many NOP operations while running a nonnumerical application. To solve this problem, we propose a new method of speculative multipath execution using a small and simple dynamic scheduling mechanism for VLIW processors. While speculatively executing, a VLIW processor applied our method merges both VLIW instructions of branch paths into one instruction by using NOP operations. It can simultaneously execute both paths by executing merged VLIW instructions. By applying our method to VLIW processors, they are able to reduce the number of executing NOP operations and to improve their performance. We compare IPCs of the VLIW processor applied our method and a VLIW processor applied the delayed branch method. Our simulation results on SPECint95 benchmarks show that our method can achieve from 18% to 33% and from 72% to 132% IPC improvement when the branch latency is one cycle and four cycles respectively.

Published in:

TENCON 2004. 2004 IEEE Region 10 Conference  (Volume:B )

Date of Conference:

21-24 Nov. 2004