Cart (Loading....) | Create Account
Close category search window

FPGA implementation of a subspace tracker based on a recursive unitary ESPRIT algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Boonyanant, P. ; Nat. Electron. & Comput. Technol., Thailand ; Tan-a-ram, S.

This paper presents an FPGA implementation of a subspace tracker. The proposed design exploits a low-complexity property of a fast recursive ESPRIT algorithm. In addition, by applying a unitary transform, the system can be formulated in terms of real-valued computations. The simulation and real-time implementation are given based on 2-million gate Virtex II FPGA from Xilinx.

Published in:

TENCON 2004. 2004 IEEE Region 10 Conference  (Volume:A )

Date of Conference:

21-24 Nov. 2004

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.