By Topic

A new current mirror memory cell to improve the power efficiency of CMOS current mode analog circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Chi-Hong Chan ; Dept. of Electron. Eng., Chinese Univ. of Hong Kong, Shatin, China ; Cheong-Fat Chan ; Chiu-Sing Choy ; Kong-Pang Pun

This work presents a new technique to improve the power efficiency of CMOS current mode analog circuits. Instead of using the first generation (FG) current memory cells as the major building block for CMOS current mode analog circuit design, we propose a new current mirror memory cell (CMMC). We present our argument by detailed analysis and simulation results to back up our claims. Two delay cells are designed using the FG current memory cell and CMMC. Simulation results show that our approach saves 38.46% of power while achieving similar performance compared with the first generation current memory cells.

Published in:

Circuits and Systems, 2004. Proceedings. The 2004 IEEE Asia-Pacific Conference on  (Volume:2 )

Date of Conference:

6-9 Dec. 2004