By Topic

Design of high-resolution pipelined analog-to-digital converters using multiple-phase capacitor-splitting feedback interchange technique

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chih-Haur Huang ; Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan ; Soon-Jyh Chang ; Kuen-Jong Lee

A new technique, the multiple-phase capacitor-splitting feedback interchange (MP-CSFI) technique, is presented to reduce the harmonic distortion due to the capacitor mismatch for pipelined ADCs. The basic idea is to split the capacitors in the sub-DACs of a pipelined ADC and dynamically select the subsets of the split capacitors as the feedback ones during its operation such that the nonideal effects caused by the capacitors' mismatches can be disturbed and modulated to a higher frequency band. A 12-bit, 35 MHz pipelined A/D converter with the proposed technique is designed and simulated using the TSMC 0.25 μm 1P5M technology to demonstrate the effectiveness of this technique.

Published in:

Circuits and Systems, 2004. Proceedings. The 2004 IEEE Asia-Pacific Conference on  (Volume:2 )

Date of Conference:

6-9 Dec. 2004