By Topic

A design of parallel matched filter for path search

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sugawara, T. ; Graduate Sch. of Eng., Hokkaido Univ., Sapporo, Japan ; Miyanaga, Y.

In this report, we propose a new architecture of a matched filter used in CDMA systems. The new architecture reduces the calculation cost of data correlation significantly. Since the calculation of the correlation into a matched filter becomes a quite large amount of operation, large circuit scale and high power consumption occur on a mobile system. Accordingly low calculation cost has been demanded. The proposed matched filter applies a two step correlation algorithm into the data processing. Therefore, the amount of the operation can be decreased. In addition, it is expected that the operation speed and the power consumption of a matched filter circuit module are improved.

Published in:

Communications and Information Technology, 2004. ISCIT 2004. IEEE International Symposium on  (Volume:1 )

Date of Conference:

26-29 Oct. 2004