Design for suppression of gate-induced drain leakage in LDD MOSFETs using a quasi-two-dimensional analytical model | IEEE Journals & Magazine | IEEE Xplore