By Topic

High speed and low power on-chip micro network circuit with differential transmission line

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
6 Author(s)
Gomi, S. ; Precision & Intelligence Lab., Tokyo Inst. of Technol., Yokohama, Japan ; Nakamura, K. ; Ito, H. ; Sugita, H.
more authors

This work presents a high speed and low power on-chip micro network circuit with differential transmission line for seamless intra- and inter-chip communication. A 4 Gbps pulse signal transmission was confirmed and an 8 Gbps pulse signal was confirmed at the receiver circuit in 0.35 μm and 0.18 μm CMOS process technologies, respectively. It is expected that over 10 Gbps signal transmission can be achieved by using sub-100 nm CMOS technologies. From the simulated results, the RLC differential transmission line is faster and has lower power consumption than the RC line.

Published in:

System-on-Chip, 2004. Proceedings. 2004 International Symposium on

Date of Conference:

16-18 Nov. 2004