Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Configurable computing architectures for wireless and software defined radio - a FPGA prototyping experience using high level design-tool-chains

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Blaickner, A. ; Carinthia Tech Inst., Villach, Austria ; Albl, S. ; Scherr, W.

Future systems on chip for wireless and multimedia applications will have a strong demand for interoperability and inexpensive hardware solutions. Extended functionality, advanced signal processing functions and even multi-mode or multi-standard capabilities are an important design goal. Configurable architectures, arithmetic hardware accelerators or so called application specific instruction processors (ASIPs) are bridging the gap between application derived hardwired logic and software programmed general purpose microprocessors. For wireless and software defined radio applications this work presents selected baseband processing and error correction solutions as, for example, a Galois-field-ASIP-based decoder, a channel-processor and a WCDMA-transceiver. The concept and the prototype of the units was designed and verified by bit-true MatLab and System C/C++ based high level design methods. After synthesis and translation to a VHDL architecture description the design was tested in real-time on a high density DSP/FPGA-prototyping unit (PASS - Programmable Array System Simulator).

Published in:

System-on-Chip, 2004. Proceedings. 2004 International Symposium on

Date of Conference:

16-18 Nov. 2004