By Topic

Impact of Dynamic Allocation of Physical Register Banks for an SMT Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Kato, N. ; Dept. of Comput., Inf. & Commun. Sci., Tokyo Univ. of Agric. & Technol., Koganei ; Yamato, M. ; Tujimoto, O. ; Sato, M.
more authors

In an SMT processor, the increase of the register contexts of a thread requires a large number of physical registers. Moreover, a physical register file in an SMT processor requires more ports for the execution units, which cause significant growth of the area, access time and power consumption of the register file. These problems are critical hurdles to implement a large scale SMT processor. Especially, growth of access time of a register file has a large impact on performance. In this paper, we propose a strategy to divide a physical register file into some banks and dynamic allocation of the banks to threads in order to reduce the access time of a register file. We have accomplished the reduction in access time of a register file up to 60% without growth of area by using the proposed strategy. On the contrary, IPC degradation can be limited up to 6% by this strategy

Published in:

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2004. Proceedings

Date of Conference:

12-14 Jan. 2004