By Topic

Synthesis of dynamic class loading specifications on reconfigurable hardware

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Agosta, G. ; Politecnico di Milano, Italy ; Bruschi, F. ; Sciuto, D.

In the field of embedded systems design and specification, an emerging need is to be able to exploit the dynamical reconfigurability of electronic devices such as the FPGAs. These devices potentially offer the ability to extend or modify the functionality of a system during operation. The set of applications that would benefit from such a possibility is wide and includes signal and image processing, network devices, automotive systems. One of the main problems in exploiting such a possibility is the lack of a formalism that lets the designer model the reconfigurable behavior in high-level system representations and then to implement it on logic devices. Our work aims at investigating the potentiality of object oriented language features in the development of digital systems with dynamically reconfigurable components. In particular, we explore the implementation feasibility of the implementation of a set of reconfigurable functions of the system, starting from a high level representation based on the Java dynamic class loading semantics.

Published in:

Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on

Date of Conference:

28-30 Jan. 2004