By Topic

SW/HW co-design of a Java-based ASIP for pervasive computing in mobile applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Min Jiang ; Sch. of Comput. & Electron. Eng., Peking Univ., Beijing, China ; Bing Yang ; Xinan Wang ; Tianyi Zhang

A 32-bit Java-based ASIP (Application Specified Instruction set Processor) is designed for pervasive computing in mobile applications to run MIPS-compatible local instructions and some application-specific Java bytecodes in a RISC-like architecture. In Java-mode, some Java bytecodes employed in the specific application are decoded into local instructions by VLSI implementation. With VHDL simulation tools, SW/spl bsol/HW co-design verified that Java bytecodes could be executed on the processor with a local thread for a real-time visual processing. Furthermore, the design was synthesized to physical layout according to 1.2 /spl mu/m standard CMOS technology and the simulation shows that the processor can run at a frequency of 20 MHz.

Published in:

Electronic Design, Test and Applications, Proceedings. DELTA 2004. Second IEEE International Workshop on

Date of Conference:

28-30 Jan. 2004