By Topic

Noise analysis of a reduced complexity pipeline analog-to-digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hai Phuong Le ; Sch. of Electr. Eng., Victoria Univ., Melbourne, MC, Australia ; Zayegh, A. ; Singh, J.

This paper presents a mathematical analysis of the noise generated within a 12-bit reduced complexity pipeline analog-to-digital converter (ADC) to demonstrate the effect of noise on the device performance. A modified flash ADC was employed instead of the traditional full flash ADC to implement the sub-ADC in the proposed pipeline ADC to reduce the device complexity and attain lower system power consumption. The 12-bit pipeline ADC is operated at 400 MHz and generates total noise power of 3.38/spl times/10/sup -12//spl middot//spl Delta/f (V/sup 2/) at this frequency. The developed model provides a good estimation of the noise generated by the circuit and gives an accurate prediction on the circuit noise performance. Also, such model provides good guide for further improvement of the circuit performance.

Published in:

Electronic Design, Test and Applications, Proceedings. DELTA 2004. Second IEEE International Workshop on

Date of Conference:

28-30 Jan. 2004