By Topic

Crosstalk fault tolerant processor architecture-a power aware design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)

The advent of DSM technology and multi-GHz operation of processors has increased the severity of cross-talk faults. Even with many preventive solutions like cross-talk driven routing, power supply shielding and intentional skewing; cross-talk faults cannot be completely avoided. In this paper we present an enhanced power aware fault tolerant pipelined architecture-xIDAC/E. In our earlier work-IDAC/E, compression and encoding were done on individual instructions whereas xIDAC/E operates on grouped instruction partitions. This offers higher compression efficiency due to repeatability and power reduction due to lesser memory accesses. Simulation results are provided with regard to instruction partitioning, their compression & encoding, and memory re-fetches. Analysis show this power reduction overcompensate the overheads due to partitioning, compression and encoding. The impact of encoding of address & data bus on fault tolerance and power is also provided.

Published in:

Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on

Date of Conference:

28-30 Jan. 2004