Close category search window
 

Real time texture classification using field programmable gate arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Wall, G. ; Center for Appl. Vision & Imaging Sci., Florida State Univ., Tallahassee, FL, USA ; Iqbal, F. ; Isaacs, J. ; Liu, X.
more authors

In this paper we present a novel hardware/software approach to implement a highly accurate texture classification algorithm. We propose the use of field programmable gate arrays (FPGAs) to efficiently compute multiple convolutions in parallel that is required by the spectral histogram representation we employ. The combination of custom hardware and software allows us to have a classifier that is able to achieve results of over 99% accuracy at a rate of roughly 6000 image classifications per second on a challenging real texture dataset.

Published in:
Information Theory, 2004. ISIT 2004. Proceedings. International Symposium on

Date of Conference: 13-15 Oct. 2004

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.