By Topic

Implementation of Costas loop using CORDIC algorithm for software radio applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shoari, A. ; Dept. of Electr. & Comput. Eng., Univ. of Tehran, Iran ; Kamarei, M. ; Radmand, A.

A novel method is presented for implementing the Costas carrier recovery loop for software radio application. This method is fully digital, FPGA-friendly, and process- and resource-efficient. In order to validate the scheme, a Matlab simulation and a hardware description code have been developed. Also, a new procedure has been introduced to generate dynamic test vectors for hardware simulation through Matlab. By application of this method, system and hardware simulators can be coupled. The output of hardware simulation, which includes the effect of quantisation and logic delays, can be evaluated by Matlab. This leads to a realistic performance prediction of the loop. In addition, Verilog code has been synthesised on a specific FPGA to calculate practical resource requirement and maximum achievable frequency.

Published in:

Communications, IEE Proceedings-  (Volume:152 ,  Issue: 1 )