By Topic

Delay testing based on transition faults propagated to all reachable outputs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Vaidya, B. ; Northeastern Univ., Boston, MA, USA ; Tahoori, M.B.

Data from the test floor has shown that transition faults propagated to all reachable outputs (TARO) is more effective in detecting defective chips compared to conventional transition faults [Tseng et al. 2001]. This paper describes an efficient approach to generate tests pattern based on TARO metric using Boolean satisfiability. The problem of test pattern generation is converted to an instance of Boolean satisfiability and the recent development in the design of efficient SAT solvers has helped to speed up the process of test generation extensively. Experimental results on several benchmarks show the effectiveness of this technique.

Published in:

Current and Defect Based Testing, 2004. DBT 2004. Proceedings. 2004 IEEE International Workshop on

Date of Conference:

25 April 2004