By Topic

An efficient design method for optimal MOS integrated circuit switched-capacitor LDI ladder filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Massara, R.E. ; Dept. of Electron. Syst. Eng., Essex Univ., Colchester, UK ; Younis, A.T.

An optimization-based technique is presented for the design of SC-ladder filters derived from lossless discrete integrator (LDI) structures. LDI SC filters have a number of attractive features, including low sensitivity and ready availability of prototype design data, but suffer from certain errors of approximation inherent in their realization. Capacitance spread can become large in dealing with these errors by conventional methods, and this is then a serious difficulty when integrated circuit realization is attempted. The present design technique eliminates this problem via numerical optimization. The procedure also allows the designer to compensate for the effect of the non-ideal characteristics of practical MOS components including finite gain-bandwidth in the op amps. The technique allows for the use of relatively low sampling frequencies and results in a low-sensitivity filter having an exact frequency response and featuring very low on-chip capacitance spread

Published in:

Circuits and Systems, 1990., Proceedings of the 33rd Midwest Symposium on

Date of Conference:

12-14 Aug 1990