By Topic

A phase-locked-loop concept for the generation of two RF-signals with a small frequency offset

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Musch, T. ; Inst. fur Hochfrequenztechnik, Ruhr-Univ. Bochum, Germany ; Gerding, M. ; Schiek, B.

A phase-locked-loop (PLL) concept for the generation of two extremely stable RF-signals with a small frequency difference is presented. The system is based on only one PLL and comprises two crystal oscillators. One is fixed frequency acting as the reference while the other one is tuneable being controlled by the PLL-system. A special PLL-concept allows us to achieve a very small frequency difference of only some 100 Hz between the two oscillators while maintaining a short settling time below 2 ms as well as a very good phase-noise performance. These features mainly rely on low division factors in the feedback of the PLL and a high reference frequency at the phase-frequency-detector.

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:54 ,  Issue: 2 )