By Topic

A novel pair-based (2×2) technique for fast inductance extraction of narrow on-chip interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
S. Chakravarthy ; TCAD, Intel Corp., Hillsboro, OR, USA ; M. Mazumder ; Changhong Dai

Inductance noise coupling to a net primarily depends on the mutual inductances between the net and its attackers. The mutual inductances between the attackers themselves are assumed to have less impact, and are consequently ignored in some noise estimation methodologies for post-layout extraction flows. Such simplified methodologies do not require the fully coupled inductance matrix; and it rather needs only the self-inductance of the attackers and a mutual inductance between the victim and its attackers. A new technique has been implemented to achieve an average speed up of 10× with an accuracy loss of less than +/- 5% with respect to the full (N×N) extraction.

Published in:

Electrical Performance of Electronic Packaging, 2004. IEEE 13th Topical Meeting on

Date of Conference:

25-27 Oct. 2004