By Topic

High speed multidimensional structures for DSP systolic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
M. B. E. Abdelrazik ; Brunel Univ., Uxbridge, UK

A description is given of the application of a multilinear form approach to transform a linear systolic array into multidimensional systolic arrays in order to achieve high-speed with less overhead. This approach is systematic and therefore is useful for logic synthesis. The application of this approach to DSP and numerical computations reduces the design time and, hence, the design cost. It produces several structures (semi-systolic, quasi-systolic and pure systolic arrays) which possess regularity, modularity and parallelism

Published in:

Circuits and Systems, 1990., Proceedings of the 33rd Midwest Symposium on

Date of Conference:

12-14 Aug 1990