A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations | IEEE Journals & Magazine | IEEE Xplore