By Topic

Circuit modeling in high-speed designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

This work presents the design and modeling of highspeed circuits. Modeling of high-speed circuits is usually divided into physical and behavioral representations. Physical modeling is the actual transistor level design of the high-speed chip or circuit for inter-chip communications and system level simulations. Behavioral modeling imitates the behavior of the circuit when various input/output conditions are encountered. Behavioral modeling is much faster than transistor level modeling because it does not include all the tiny details of transistors. Rather it focuses on the behavior of the circuit. But more accurate results are obtained from physical modeling because it does include all the tiny details that govern the model functionality. Physical modeling using SPICE gives accurate real life operation but requires a long simulation time. While behavioral modeling using input/output buffer information specification takes less simulation time. ASIC designers are using VHDL/Verilog to perform and test chip design on an FPGA for high volume production.

Published in:

Potentials, IEEE  (Volume:24 ,  Issue: 1 )