By Topic

Hierarchical multi-dimensional table lookup for model-compiler-based circuit simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wan, B. ; Dept. of Electr. Eng., Univ. of Washington, Seattle, WA, USA ; Shi, C.-J.R.

A systematic method to automatically generate hierarchical multi-dimensional table lookup models for compact device and behavioural models with any number of terminals is presented. The method is based on an abstract syntax tree representation of analytic equations. The expensive parts of the computations represented by the abstract syntax trees are identified and replaced by two-dimensional table lookup models. An error-control-based optimisation algorithm is developed to generate table lookup models with the minimal amount of table data for a given accuracy requirement. The proposed method has been implemented in the model compiler MCAST and the circuit simulator SPICE3. Experimental results show that, compared to non-optimised compilation-based simulation, the simulation using the proposed table lookup optimisation method is about 40 times faster and achieves sufficiently accurate results with an error of less than 1-2%.

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:152 ,  Issue: 1 )