By Topic

Design and VLSI implementation of WCDMA coding layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Grayver, E. ; Aerosp. Corp., El Segundo, CA, USA ; Yuan Li

This paper presents a hardware-centric implementation of the symbol level processing for the WCDMA downlink. The presented architecture allows much lower power consumption than a traditional DSP-centric approach. The symbol level decoding blocks include: power control bit extraction, control/data separation, data scaling and quantization, 2nd deinterleaving. The system-level architecture, including the interfacing of the hardware blocks to the μP and the memory sizing, is described and justified. The system includes intelligent bus arbitration to allow single-port memory to be used for all data storage.

Published in:

Vehicular Technology Conference, 2004. VTC2004-Fall. 2004 IEEE 60th  (Volume:3 )

Date of Conference:

26-29 Sept. 2004