By Topic

The architecture of the LR33000: a MIPS compatible RISC processor for embedded control applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
B. Caulk ; LSI Logic Corp., Milpitas, CA, USA ; S. Desai ; M. Gavrielov ; G. Harper
more authors

RISC processors have been widely accepted in the performance driven segments of the reprogrammable computer market such as workstations and file servers. However, these chips, despite their high levels of performance, do not adequately address embedded control applications. A description is given for the macro- and micro-architecture of the LR 33000, a single chip, 50 MHz, RISC processor, which was designed and optimized for embedded control applications while retaining both software compatibility with the MIPS-1 instruction set and a high level of performance. The optimization for embedded control applications was done by focusing on the following goals: minimizing the overall system cost by increasing the level of integration, simplifying the system design, and reducing the power consumption

Published in:

Computer Design: VLSI in Computers and Processors, 1991. ICCD '91. Proceedings, 1991 IEEE International Conference on

Date of Conference:

14-16 Oct 1991