Investigations on the correlation between IC-conducted emission and chip-level power supply current

This work deals with the control by design of digital integrated circuits conducted emission. In particular, it describes a technique to correlate the conducted emission of a digital integrated circuit (IC) with the power supply currents absorbed by its building blocks. Such a correlation allows one to derive the maximum allowable limits of current spectra at chip level in order to fulfill IC-conducted emission specifications.