By Topic

Tracking down the chip killers [IC design verification]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

As integration levels soar, formal methods are playing an increasing role in helping to crack the chip verification conundrum. This article considers the process of IC design, verification, simulation and test, with emphasis on formal verification and assertion methods.

Published in:

IEE Review  (Volume:50 ,  Issue: 12 )