Cart (Loading....) | Create Account
Close category search window

A fast algorithm and hardware implementation for rate-distortion optimization in JPEG2000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhuang Huai-yu ; Nat. Key Lab. of Integrated Service Network, Xidian Univ., Xi''an ; Wu Cheng-ke ; Deng Jia-Xian

A fast algorithm for T2 encoder in JPEG2000 suitable for hardware implementation is presented in this paper, based on the elaborate analysis of a rate-distortion optimization algorithm. By reducing calculative complexity, the difficulty of hardware implementation for the T2 encoder is reduced, and the parallelizability of the JPEG2000 hardware system is enhanced. The experimental results show that the final code stream is in accordance with the standard format of JPEG2000 and reconstructed image quality decreases little. The system has been implemented on FPGA

Published in:

Multimedia and Expo, 2004. ICME '04. 2004 IEEE International Conference on  (Volume:3 )

Date of Conference:

30-30 June 2004

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.