By Topic

A high-performance area-aware DSP processor architecture for video codecs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Lan-Da Van ; Chip Implementation Center, Nat. Appl. Res. Labs., Hsinchu, Taiwan ; Hsin-Fu Luo ; Chien-Ming Wu ; Wen-Hsiang Hu
more authors

In this paper, we propose a high-performance and area-aware very long instruction word (VLIW) DSP architecture using a flexible single instruction multiple data (SIMD) approach and a grouped permutation (GP) structure register file, respectively. Via the proposed data path architecture, the reduction of the execution cycles for digital filter and RGB2YUV benchmarks can be improved up to 50% compared with that of Hinrichs et al. (2000) and Lin et al. (2003). For motion estimation, the number of pixels per cycle applying the proposed architecture can be four times than that of Hinrichs and Lin. For the register file, using the proposed GP structure, the saving of switching network overhead can be anticipated compared with the work in Lin

Published in:

Multimedia and Expo, 2004. ICME '04. 2004 IEEE International Conference on  (Volume:3 )

Date of Conference:

30-30 June 2004