By Topic

Efficient functional verification for mixed signal IP

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. David ; Cadence Design Syst., Inc, San Jose, CA, USA

We describe a methodology for verifying the functional operation of a mixed-signal circuit block to be used in a larger integrated circuit. Methodology requirements are outlined, including: compatibility with digital verification at the chip level, compatibility with circuit analysis at the block level, and compatibility with project schedule and resource availability. The methodology is described with examples on a case-study using a 10/100 Ethernet physical layer implementation. Results from the case study show the benefits of applying the methodology to future mixed-signal design projects.

Published in:

Behavioral Modeling and Simulation Conference, 2004. BMAS 2004. Proceedings of the 2004 IEEE International

Date of Conference:

21-22 Oct. 2004