By Topic

Threshold voltage tuning and suppression of edge effects in narrow channel MOSFETs using surrounding buried side-gate

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gokirmak, A. ; Sch. of Electr. & Comput. Eng., Cornell Univ., Ithaca, NY ; Tiwari, S.

Scalable narrow channel silicon nMOSFETs, the threshold voltage of which can be tuned, are demonstrated. The devices use a buried polysilicon side-gate utilising silicon nitride (Si3N4 ) shallow trench isolation (STI). The side-gate of this device allows the tuning of the threshold voltage (Vt) in a range of approximately 1.5 V with a sensitivity of 0.75 V/V (deltaVt/deltaVside). The biased side-gate also suppresses the leakage currents along the silicon-STI interface below 50 fA. This may allow alternative STI materials for increased process and integration flexibility. Surrounding the buried side-gate structure allows very low-power CMOS with threshold tuning in a bulk structure

Published in:

Electronics Letters  (Volume:41 ,  Issue: 3 )