By Topic

Memory specification for reconfigurable computing synthesis tools

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Xue ; Sch. of Inf. Technol. & Electr. Eng., Queensland Univ., Brisbane, Qld., Australia ; P. Sutton

To assist with the automatic synthesis and optimisation of the memory interface in a reconfigurable system, it is proposed that a memory specification language be developed that caters for a range of common memory architectures and informs a synthesis tool in making decisions on issues such as partitioning and scheduling. Such a modified design flow that allows a synthesis tool to manage the memory interfacing will allow designers to concentrate on higher level design issues. A memory specification language approach differs from other approaches as the interface is not as constrained by a generic interface and more easily provides a wider range of supported memory systems.

Published in:

Field-Programmable Technology, 2004. Proceedings. 2004 IEEE International Conference on

Date of Conference:

6-8 Dec. 2004